5G meets AI

World’s first Base Station-on-a-Chip.
  • Scalable Silicon

    From small cell to macro-cells

  • 5G & AI

    Natively integrated

  • Production Ready

    4G/5G physical layer

  • RISC-V Architecture

    Rich, open software ecosystem

Chip-face-front

We make
small cells easy

Entire Base Station-on-a-Chip for Small Cells

Production Grade 4G/5G

Fully Integrated Baseband + NPU + CPU + Timing + FEC

Product Overview
  • All-in-One

    Small Cell with Option 0,2

  • 5G + LTE

    Single SoC for LTE & 5G

  • Power Over Ethernet Envelope

    Ultra-Low Power

  • Software Upgradeable

    Field Upgradeable 3GPP Standards

And big cells
even easier

Fully In-Line L1 Acceleration PCIe Card

5:1 Multiple Base station Components Integrated into 1 Chip

1/5 the Power of Current Solutions

Natively Scales Across Cell Sites to Pre-aggregation Data Center

Product Overview
chip-face-angle
  • All-in-One

    Integrated Timing Sync

  • ORAN Compliant

    Supports all ORAN splits 6/7.x

  • Multi-RAT (4G + 5G) Support

    Same chip. Same software.

  • Massive MIMO Compliant

    Scales up to 64 TRX

Reference board,
for builders

EdgeQ’s own 4G + 5G reference design used for small cell and open RAN development.

Target Use: eNB, gNB SA, gNB NSA, ORAN DU development

Contact Us
  • All-In-One Hardware

    Baseband + NPU + CPU + RFIC & RFEE (from partners)

  • Multi-Mode 4G + 5G

    Carrier-Ready PHY + L2/L3 Stack

  • Software Development Kit

    Latest Linux Kernel, FAPI APIs, GNU Development Tool Chain, etc...

Chip-base-front-with-labelsChip-base-front-with-labels

Hover over our silicon to learn more.

Chip-base-front-with-labelsChip-base-front-with-labels

Hover over our silicon to learn more.

EdgeQ under
the hood

How we built our 5G Base Station-on-a-Chip

Sampling now
Arm Neoverse

Arm Neoverse

  • Eight-core Arm Neoverse CPU Cluster for service provisioning and data processing
Memory Subsystem

Memory Subsystem

  • High Bandwidth DDR4 interface
Signal Processing + AI Complex

Signal Processing + AI Complex

  • Specialized Baseband Processor and AI RISC-V ISA extensions
Security

Security

  • Secure Boot Up via NOR / SPI / NAND, Flash controller, Root of Trust Stored
External Interfaces

External Interfaces

  • Support for ethernet front haul and mid haul, ORAN compliant E-CPRI, PCIE, USB, etc.
Protocol Acceleration

Protocol Acceleration

  • L2/L3 Accelerators for MAC and Cryptographic Processing
Forward Error Correction

FEC Acceleration

  • Forward Error correction and bit processing for 4G/5G
RF Interface

Radio Frequency Interface

  • ADCs, DACs, and up/down sampler chains, CFR, and DPD, etc.
Arm Neoverse

Arm Neoverse

  • Eight-core Arm Neoverse E1 CPU Cluster for service provisioning and data processing
Memory Subsystem

Memory Subsystem

  • High Bandwidth DDR4 interface
Signal Processing + AI Complex

Signal Processing + AI Complex

  • Specialized Baseband Processor and AI RISC-V ISA extensions
Security

Security

  • Secure Boot Up via NOR / SPI / NAND, Flash controller, Root of Trust Stored
External Interfaces

External Interfaces

  • Support for ethernet front haul and mid haul, ORAN compliant E-CPRI, PCIE, USB, etc.
Protocol Acceleration

Protocol Acceleration

  • L2/L3 Accelerators for MAC and Cryptographic Processing
Forward Error Correction

FEC Acceleration

  • Forward Error correction and bit processing for 4G/5G
RF Interface

Radio Frequency Interface

  • ADCs, DACs, and up/down sampler chains, CFR, and DPD, etc.
chip-base-angle-with-labels

The bas(IC)s of our base station

Massive integration of 5G + AI + NPU +CPU

It’s all based on our software-defined 5G radio giving you
RU, DU, and gNB capabilities.

chip-frontchip-base-angle-with-labels

Software-defined PHYsical layer

Deployable, carrier-grade 4G/5G PHY built by us
with customizable L1 functions:

  • Waveform processing
  • Accelerated FEC
  • Beamforming
  • Constellation mapping
  • Channel Estimation & Equalization
  • Complex Integer Ops
  • Scrambling \ Descrambling
  • Layer Mapping and more...
chip-2chip-frontchip-base-angle-with-labels

We run it all
L2/L3

Our SoC is a one-stop-shop with L2/L3
functionalities running on our host CPU:

  • Scheduler
  • nFAPI interface
  • Power control
  • Mobility
  • MAC, RLC, PDCP Processing
    and more...

Putting it all together

AI enabled by 5G

Image Classification / Detection Computer Vision Anomaly Detection Autonomous Navigation Asset Tracking and more...

5G enabled by AI

RF spectrum monitoring Indoor location positioning 5G massive MIMO schedulers Beam pattern optimization and more...

AI enabled by 5G

Image Classification / Detection Computer Vision Anomaly Detection Autonomous Navigation Asset Tracking and more...

5G enabled by AI

RF spectrum monitoring Indoor location positioning 5G massive MIMO schedulers Beam pattern optimization and more...

See it live

The world’s first
5G base station on-a-chip.

Request for demo
chip-2